NTRS
NTRS - NASA Technical Reports Server
Search
more_vert
Collections
About
News
Help
Login
Back to Results
The Design Process of an Evolutionary Oriented Reconfigurable Architecture
This paper describes the design of a reconfigurable chip programmable at the transistor level and oriented to the implementation of Evolvable Hardware (EHW) experiements.
Document ID
20060033107
Acquisition Source
Jet Propulsion Laboratory
Document Type
Conference Paper
External Source(s)
hdl:2014/15695
Authors
Zebulum, R.
Stoica, A.
Keymeulen, D.
Date Acquired
August 23, 2013
Publication Date
July 13, 2000
Distribution Limits
Public
Copyright
Other
Keywords
evolvable hardware reconfigurable hardware genetic algorithms FPAA FPGA
Available Downloads
There are no available downloads for this record.
Related Records
There are no records associated with this record.
visibility_off
No Preview Available