NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Collections About News Help Login
Back to Results
A High-Density GaAs Gate Array Chip Set for a Deep Space Digital ReceiverThe Jet Propulsin Laboratory (JPL), a division of the California Institute of Technology, performs research, development, and related activities for the National Aeronautics and Space Administration (NASA). JPL is NASA's lead center for unmanned exploration of the solar system and beyond.
Document ID
20060038668
Acquisition Source
Jet Propulsion Laboratory
Document Type
Preprint (Draft being sent to journal)
External Source(s)
hdl:2014/34880
Authors
Burke, G. R.
Date Acquired
August 23, 2013
Publication Date
January 1, 1993
Distribution Limits
Public
Copyright
Other
Keywords
designing the ASIC's chip set static timing analyzer
Deep Space receiver block V receiver radio frequency microwave subsystems

Available Downloads

There are no available downloads for this record.

Related Records

There are no records associated with this record.
No Preview Available