NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Electronic Switch Arrays for Managing Microbattery ArraysIntegrated circuits have been invented for managing the charging and discharging of such advanced miniature energy-storage devices as planar arrays of microscopic energy-storage elements [typically, microscopic electrochemical cells (microbatteries) or microcapacitors]. The architecture of these circuits enables implementation of the following energy-management options: dynamic configuration of the elements of an array into a series or parallel combination of banks (subarrarys), each array comprising a series of parallel combination of elements; direct addressing of individual banks for charging/or discharging; and, disconnection of defective elements and corresponding reconfiguration of the rest of the array to utilize the remaining functional elements to obtain the desited voltage and current performance. An integrated circuit according to the invention consists partly of a planar array of field-effect transistors that function as switches for routing electric power among the energy-storage elements, the power source, and the load. To connect the energy-storage elements to the power source for charging, a specific subset of switches is closed; to connect the energy-storage elements to the load for discharging, a different specific set of switches is closed. Also included in the integrated circuit is circuitry for monitoring and controlling charging and discharging. The control and monitoring circuitry, the switching transistors, and interconnecting metal lines are laid out on the integrated-circuit chip in a pattern that registers with the array of energy-storage elements. There is a design option to either (1) fabricate the energy-storage elements in the corresponding locations on, and as an integral part of, this integrated circuit; or (2) following a flip-chip approach, fabricate the array of energy-storage elements on a separate integrated-circuit chip and then align and bond the two chips together.
Document ID
20090011878
Acquisition Source
Jet Propulsion Laboratory
Document Type
Other - NASA Tech Brief
Authors
Mojarradi, Mohammad
(California Inst. of Tech. Pasadena, CA, United States)
Alahmad, Mahmoud
(California Inst. of Tech. Pasadena, CA, United States)
Sukumar, Vinesh
(California Inst. of Tech. Pasadena, CA, United States)
Zghoul, Fadi
(California Inst. of Tech. Pasadena, CA, United States)
Buck, Kevin
(California Inst. of Tech. Pasadena, CA, United States)
Hess, Herbert
(California Inst. of Tech. Pasadena, CA, United States)
Li, Harry
(California Inst. of Tech. Pasadena, CA, United States)
Cox, David
(California Inst. of Tech. Pasadena, CA, United States)
Date Acquired
August 24, 2013
Publication Date
August 1, 2008
Publication Information
Publication: NASA Tech Briefs, August 2008
Subject Category
Electronics And Electrical Engineering
Report/Patent Number
NPO-43318
Distribution Limits
Public
Copyright
Public Use Permitted.
No Preview Available