NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Collections About News Help Login

Press Enter or click the Search button to begin your search.

Back to Results
Development of FPGA-based Verification Simulation AcceleratorTechniques and methodologies are developed for assuring and verifying FPGAs that adequately address the increased complexity of the devices required by today'\'s missions.
Document ID
20100009703
Acquisition Source
Jet Propulsion Laboratory
Document Type
Conference Paper
External Source(s)
hdl:2014/41482
Authors
Burke, Gary R. (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Oh, Jane (Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Date Acquired
August 25, 2013
Publication Date
February 10, 2008
Subject Category
Electronics And Electrical Engineering
Meeting Information
Meeting: Components for Military and Space Electronics
Location: San Diego, CA
Country: United States
Start Date: February 10, 2008
Distribution Limits
Public
Copyright
Other
Keywords
Field-programmable gate arrays (FPGAs)

Available Downloads

There are no available downloads for this record.

Related Records

There are no records associated with this record.
No Preview Available