NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Memory Circuit Fault SimulatorSpacecraft are known to experience significant memory part-related failures and problems, both pre- and postlaunch. These memory parts include both static and dynamic memories (SRAM and DRAM). These failures manifest themselves in a variety of ways, such as pattern-sensitive failures, timingsensitive failures, etc. Because of the mission critical nature memory devices play in spacecraft architecture and operation, understanding their failure modes is vital to successful mission operation. To support this need, a generic simulation tool that can model different data patterns in conjunction with variable write and read conditions was developed. This tool is a mathematical and graphical way to embed pattern, electrical, and physical information to perform what-if analysis as part of a root cause failure analysis effort.
Document ID
20130009420
Acquisition Source
Jet Propulsion Laboratory
Document Type
Other - NASA Tech Brief
Authors
Sheldon, Douglas J.
(California Inst. of Tech. Pasadena, CA, United States)
McClure, Tucker
(MathWorks United States)
Date Acquired
August 27, 2013
Publication Date
January 1, 2013
Publication Information
Publication: NASA Tech Briefs, January 2013
Subject Category
Electronics And Electrical Engineering
Report/Patent Number
NPO-48591
Report Number: NPO-48591
Distribution Limits
Public
Copyright
Public Use Permitted.
No Preview Available