NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
HEP - A semaphore-synchronized multiprocessor with central controlThe paper describes the design concept of the Heterogeneous Element Processor (HEP), a system tailored to the special needs of scientific simulation. In order to achieve high-speed computation required by simulation, HEP features a hierarchy of processes executing in parallel on a number of processors, with synchronization being largely accomplished by hardware. A full-empty-reserve scheme of synchronization is realized by zero-one-valued hardware semaphores. A typical system has, besides the control computer and the scheduler, an algebraic module, a memory module, a first-in first-out (FIFO) module, an integrator module, and an I/O module. The architecture of the scheduler and the algebraic module is examined in detail.
Document ID
19770041725
Acquisition Source
Legacy CDMS
Document Type
Conference Proceedings
Authors
Gilliland, M. C.
(Denelcor, Inc. Denver, Colo., United States)
Smith, B. J.
(Colorado, University Boulder, Colo., United States)
Calvert, W.
(Colorado Univ. Boulder, CO, United States)
Date Acquired
August 8, 2013
Publication Date
January 1, 1976
Subject Category
Computer Operations And Hardware
Meeting Information
Meeting: Summer Computer Simulation Conference
Location: Washington, DC
Start Date: July 12, 1976
End Date: July 14, 1976
Accession Number
77A24577
Distribution Limits
Public
Copyright
Other

Available Downloads

There are no available downloads for this record.
No Preview Available