HEP - A semaphore-synchronized multiprocessor with central controlThe paper describes the design concept of the Heterogeneous Element Processor (HEP), a system tailored to the special needs of scientific simulation. In order to achieve high-speed computation required by simulation, HEP features a hierarchy of processes executing in parallel on a number of processors, with synchronization being largely accomplished by hardware. A full-empty-reserve scheme of synchronization is realized by zero-one-valued hardware semaphores. A typical system has, besides the control computer and the scheduler, an algebraic module, a memory module, a first-in first-out (FIFO) module, an integrator module, and an I/O module. The architecture of the scheduler and the algebraic module is examined in detail.
Document ID
19770041725
Acquisition Source
Legacy CDMS
Document Type
Conference Proceedings
Authors
Gilliland, M. C. (Denelcor, Inc. Denver, Colo., United States)
Smith, B. J. (Colorado, University Boulder, Colo., United States)
Calvert, W. (Colorado Univ. Boulder, CO, United States)