NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Gigaflop architecture, a hardware perspectiveAny super computer built in the early 1980s will use components that are available by fall 1978. The architecture of such a system cannot depart radically from current super computers if the software experience painfully acquired from these computers in the 70's is to apply. Given the above constraints, 10 billion floating point operations per second (BFLOPS) are attainable and a problem memory of 512 million (64 bit) words could be supported by the technology of the time. In contrast to this, industry is likely to respond with commercially available machines with a performance of less than 150 MFLOPS. This is due to self-imposed constraints on the manufacturers to provide upward compatible architectures (same instruction set) and systems which can be sold in significant volumes. Since this computing speed is inadequate to meet the demands of computational fluid dynamics, a special processor is required. Issues which are felt to be significant in the pursuit of maximum compute capability in this special processor are discussed.
Document ID
19780011864
Acquisition Source
Legacy CDMS
Document Type
Conference Paper
Authors
Feierbach, G. F.
(Institute for Advanced Computation Sunnyvale, CA, United States)
Date Acquired
August 9, 2013
Publication Date
February 1, 1978
Publication Information
Publication: NASA. Ames Res. Center Future Computer Requirements for Computational Aerodynamics
Subject Category
Computer Operations And Hardware
Accession Number
78N19807
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.

Available Downloads

There are no available downloads for this record.
No Preview Available