NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Development of an optical parallel logic device and a half-adder circuit for digital optical processingThe paper describes the fabrication and operation of an optical parallel logic (OPAL) device which performs Boolean algebraic operations on binary images. Several logic operations on two input binary images were demonstrated using an 8 x 8 device with a CdS photoconductor and a twisted nematic liquid crystal. Two such OPAL devices can be interconnected to form a half-adder circuit which is one of the essential components of a CPU in a digital signal processor.
Document ID
19790044047
Acquisition Source
Legacy CDMS
Document Type
Conference Proceedings
Authors
Athale, R. A.
(California Univ. La Jolla, CA, United States)
Lee, S. H.
(California, University La Jolla, Calif., United States)
Date Acquired
August 9, 2013
Publication Date
January 1, 1978
Subject Category
Computer Operations And Hardware
Meeting Information
Meeting: Real-time signal processing; Seminar
Location: San Diego, CA
Start Date: August 28, 1978
End Date: August 29, 1978
Accession Number
79A28060
Distribution Limits
Public
Copyright
Other

Available Downloads

There are no available downloads for this record.
No Preview Available