NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
High-voltage solar-cell chipIntegrated circuit technology has been successfully applied to the design and fabrication of 0.5 x 0.5-cm planar multijunction solar-cell chips. Each of these solar cells consisted of six voltage-generating unit cells monolithically connected in series and fabricated on a 75-micron-thick, p-type, single crystal, silicon substrate. A contact photolithic process employing five photomask levels together with a standard microelectronics batch-processing technique were used to construct the solar-cell chip. The open-circuit voltage increased rapidly with increasing illumination up to 5 AM1 suns where it began to saturate at the sum of the individual unit-cell voltages at a maximum of 3.0 V. A short-circuit current density per unit cell of 240 mA/sq cm was observed at 10 AM1 suns.
Document ID
19850042517
Acquisition Source
Legacy CDMS
Document Type
Reprint (Version printed in journal)
External Source(s)
Authors
Kapoor, V. J.
(Cincinnati Univ. OH, United States)
Valco, G. J.
(Cincinnati Univ. OH, United States)
Skebe, G. G.
(Cincinnati, University Cincinnati, OH, United States)
Evans, J. C., Jr.
(NASA Lewis Research Center Cleveland, OH, United States)
Date Acquired
August 12, 2013
Publication Date
February 15, 1985
Publication Information
Publication: Journal of Applied Physics
Volume: 57
ISSN: 0021-8979
Subject Category
Energy Production And Conversion
Accession Number
85A24668
Funding Number(s)
CONTRACT_GRANT: NAG3-80
Distribution Limits
Public
Copyright
Other

Available Downloads

There are no available downloads for this record.
No Preview Available