NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
A novel VLSI processor architecture for supercomputing arraysDesign of the processor element for general purpose massively parallel supercomputing arrays is highly complex and cost ineffective. To overcome this, the architecture and organization of the functional units of the processor element should be such as to suit the diverse computational structures and simplify mapping of complex communication structures of different classes of algorithms. This demands that the computation and communication structures of different class of algorithms be unified. While unifying the different communication structures is a difficult process, analysis of a wide class of algorithms reveals that their computation structures can be expressed in terms of basic IP,IP,OP,CM,R,SM, and MAA operations. The execution of these operations is unified on the PAcube macro-cell array. Based on this PAcube macro-cell array, we present a novel processor element called the GIPOP processor, which has dedicated functional units to perform the above operations. The architecture and organization of these functional units are such to satisfy the two important criteria mentioned above. The structure of the macro-cell and the unification process has led to a very regular and simpler design of the GIPOP processor. The production cost of the GIPOP processor is drastically reduced as it is designed on high performance mask programmable PAcube arrays.
Document ID
19940016642
Acquisition Source
Legacy CDMS
Document Type
Conference Paper
Authors
Venkateswaran, N.
(Sri Venkateswara Univ. Tirupati, India)
Pattabiraman, S.
(Sri Venkateswara Univ. Tirupati, India)
Devanathan, R.
(Sri Venkateswara Univ. Tirupati, India)
Ahmed, Ashaf
(Sri Venkateswara Univ. Tirupati, India)
Venkataraman, S.
(Sri Venkateswara Univ. Tirupati, India)
Ganesh, N.
(Sri Venkateswara Univ. Tirupati, India)
Date Acquired
September 6, 2013
Publication Date
January 1, 1993
Publication Information
Publication: New Mexico Univ., The Fifth NASA Symposium on VLSI Design
Subject Category
Computer Operations And Hardware
Accession Number
94N21115
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.

Available Downloads

There are no available downloads for this record.
No Preview Available