NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Associative Pattern Recognition In Analog VLSI CircuitsWinner-take-all circuit selects best-match stored pattern. Prototype cascadable very-large-scale integrated (VLSI) circuit chips built and tested to demonstrate concept of electronic associative pattern recognition. Based on low-power, sub-threshold analog complementary oxide/semiconductor (CMOS) VLSI circuitry, each chip can store 128 sets (vectors) of 16 analog values (vector components), vectors representing known patterns as diverse as spectra, histograms, graphs, or brightnesses of pixels in images. Chips exploit parallel nature of vector quantization architecture to implement highly parallel processing in relatively simple computational cells. Through collective action, cells classify input pattern in fraction of microsecond while consuming power of few microwatts.
Document ID
19950065501
Acquisition Source
Legacy CDMS
Document Type
Other - NASA Tech Brief
Authors
Tawel, Raoul
(Caltech)
Date Acquired
August 17, 2013
Publication Date
July 1, 1995
Publication Information
Publication: NASA Tech Briefs
Volume: 19
Issue: 7
ISSN: 0145-319X
Subject Category
Electronic Components And Circuits
Report/Patent Number
NPO-19082
Accession Number
95B10342
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.

Available Downloads

There are no available downloads for this record.
No Preview Available