NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Digital Parallel Processor Array for Optimum Path PlanningThe invention computes the optimum path across a terrain or topology represented by an array of parallel processor cells interconnected between neighboring cells by links extending along different directions to the neighboring cells. Such an array is preferably implemented as a high-speed integrated circuit. The computation of the optimum path is accomplished by, in each cell, receiving stimulus signals from neighboring cells along corresponding directions, determining and storing the identity of a direction along which the first stimulus signal is received, broadcasting a subsequent stimulus signal to the neighboring cells after a predetermined delay time, whereby stimulus signals propagate throughout the array from a starting one of the cells. After propagation of the stimulus signal throughout the array, a master processor traces back from a selected destination cell to the starting cell along an optimum path of the cells in accordance with the identity of the directions stored in each of the cells.
Document ID
19970017309
Acquisition Source
Legacy CDMS
Document Type
Other - Patent
Authors
Kremeny, Sabrina E.
(NASA Pasadena Office CA United States)
Fossum, Eric R.
(NASA Pasadena Office CA United States)
Nixon, Robert H.
(NASA Pasadena Office CA United States)
Date Acquired
September 8, 2013
Publication Date
August 20, 1996
Subject Category
Computer Systems
Accession Number
97N19621
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.
Patent
US-Patent-5,548,773|NASA-Case-NPO-18727-1-CU
Patent Application
US-Patent-Appl-SN-042486
No Preview Available