NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Catastrophic Fault Recovery with Self-Reconfigurable ChipsMission critical systems typically employ multi-string redundancy to cope with possible hardware failure. Such systems are only as fault tolerant as there are many redundant strings. Once a particular critical component exhausts its redundant spares, the multi-string architecture cannot tolerate any further hardware failure. This paper aims at addressing such catastrophic faults through the use of 'Self-Reconfigurable Chips' as a last resort effort to 'repair' a faulty critical component.
Document ID
20070011769
Acquisition Source
Jet Propulsion Laboratory
Document Type
Preprint (Draft being sent to journal)
External Source(s)
Authors
Zheng, Will Hua
(Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Marzwell, Neville I.
(Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Chau, Savio N.
(Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA, United States)
Date Acquired
August 23, 2013
Publication Date
October 4, 2006
Subject Category
Computer Operations And Hardware
Meeting Information
Meeting: Computational Engineering in Systems Application
Location: Beijing
Country: China
Start Date: October 4, 2006
End Date: October 6, 2006
Distribution Limits
Public
Copyright
Other
Keywords
fault tolerance
fault recovery
Field Programmable Gate Array (FPGA)
Self reconfiguration
Reconfiguration

Available Downloads

There are no available downloads for this record.
No Preview Available