Impact of Negative Bias Temperature Instability on FPGAs

In this sliide presentation the statistical impact of PMOS Negative Bias Temperature Instability (NBTI) degradation on circuit delay is reviewed. An on-board timing circuitry that was been developed to detect and measure timing delays in SRAM-based LUT commercial FPGAs is described. The initial experimental data on the on-board timing circuit are reviewed.