Power SiGe Heterojunction Bipolar Transistors (HBTs)
Fabricated by Fully Self-Aligned Double Mesa Technology

Liang-Hung Lu, Saeed Mohammadi, Zhenqiang Ma, George E. Ponchak*,
Samuel A. Alterovitz†, Karl M. Strohm**, Johann-Friedrich Luy**,
Pallab Bhattacharya and Linda P. B. Katehi
The University of Michigan, Ann Arbor, MI 48109-2122
†NASA Glenn Research Center, Cleveland, OH 44135
**Daimler-Chrysler Research Center, Ulm, Germany

Abstract- Multifinger SiGe HBTs have been fabricated using a novel fully self-aligned double-mesa technology. With the novel process technology, a common-emitter 2×2×30 μm² device exhibits high maximum oscillating frequency ($f_{max}$) and cut-off frequency ($f_{T}$) of 78 and 37 GHz, respectively. In class-A operation, a multifinger device with 10×2×30 μm² emitter is expected to provide an output power of 25.6 dBm with a gain of 10 dB and a maximum power added efficiency (PAE) of 30.33% at 8 GHz.

I. INTRODUCTION
Recent advances in the growth of exitaxial SiGe layers have led to high quality SiGe heterojunction bipolar transistors (HBTs)[1]-[3]. With the mature Si process technology, the Si-based microwave monolithic integrated circuits (MMICs) have received great attention as a potential candidate for the wireless communication market. Microwave circuits such as low-power broadband amplifiers[4], Gilbert mixers[5] and voltage controlled oscillators[6] have been demonstrated using SiGe HBTs. However, it is still a challenge to implement power amplifiers at frequencies above X-band. The availability of high-performance SiGe power devices will be the key to the success of realizing a microwave system on a chip using Si substrate.

Double-mesa technology has been widely used to investigate the HBT performance. In this work, a novel fabrication technology has been developed to achieve a fully self-aligned double-mesa structure for power SiGe HBTs, resulting in a significant reduction of device parasitics. Common-emitter multifinger devices have been fabricated and characterized for both small-signal and large-signal operations.

II. DESIGN AND FABRICATION
The epitaxial growth of the power SiGe HBT structure starts with a high-resistivity Si substrate ($\rho=3000 \, \Omega \cdot \text{cm}$), followed by a CVD buried layer for subcollector. Then complete heterostructure is grown in one step by molecular beam epitaxy (MBE) as shown in Table 1. In this design, a Si$_{0.7}$Ge$_{0.3}$ base layer with a thickness of 200 Å has been employed to optimize the $f_{max}$ of the device, while a relatively thick Si collector layer has been designed to achieve high power operation.

Table 1 Power SiGe HBT structure.

<table>
<thead>
<tr>
<th>Layer</th>
<th>Material</th>
<th>doping</th>
<th>thickness</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Emitter cap</td>
<td>Si</td>
<td>n$^+$</td>
<td>1×10²⁰</td>
<td>150 nm</td>
</tr>
<tr>
<td>Emitter</td>
<td>Si</td>
<td>n</td>
<td>1×10¹⁸</td>
<td>50 nm</td>
</tr>
<tr>
<td>Spacer</td>
<td>Si$<em>{0.7}$Ge$</em>{0.3}$</td>
<td>i</td>
<td></td>
<td>5 nm</td>
</tr>
<tr>
<td>Base</td>
<td>Si$<em>{0.7}$Ge$</em>{0.3}$</td>
<td>p$^+$</td>
<td>1×10²⁰</td>
<td>20 nm</td>
</tr>
<tr>
<td>Spacer</td>
<td>Si$<em>{0.7}$Ge$</em>{0.3}$</td>
<td>i</td>
<td></td>
<td>5 nm</td>
</tr>
<tr>
<td>Collector</td>
<td>Si</td>
<td>n</td>
<td>1×10¹⁶</td>
<td>500 nm</td>
</tr>
<tr>
<td>Subcollector</td>
<td>Si</td>
<td>n$^+$</td>
<td>1×10¹⁰</td>
<td>1 μm</td>
</tr>
<tr>
<td>Substrate</td>
<td>Si</td>
<td>p$^+$</td>
<td>1×10¹²</td>
<td>540 μm</td>
</tr>
</tbody>
</table>

Multifinger HBT devices have been designed and fabricated in common-emitter configuration. Effort has been made to design the layout of the unit cell with minimal parasitics. For device layout, the emitter finger with a dimension of 2×30 μm² was surrounded by two base electrodes with a width of 1.5 μm, and contact has been made through emitter pads, which were isolated from the intrinsic part of the device. In order to alleviate the thermal stability problems, the spacing between two emitter fingers was chosen to be 12 μm. In addition, collector electrodes were inserted in between the emitter fingers.

This report is a preprint of an article submitted to a journal for publication. Because of changes that may be made before formal publication, this preprint is made available with the understanding that it will not be cited or reproduced without the permission of the author.
minimizing the collector resistance of the HBT devices.

A novel fully self-aligned process technology has been developed to fabricate the double-mesa SiGe HBT. The fabrication started with emitter metal (Cr/Au) deposition, followed by two consecutive reactive ion etch (RIE) steps for base mesa formation and device isolation, respectively. Up to this point, either p" base nor n" subcollector has been exposed for contact. Then a KOH etch step has been performed to expose base and collector contact simultaneously without lithography patterning. Due to the etch selectivity of KOH between Si and SiGe, only Si layers have been etched away, creating undercuts underneath the emitter metal and the SiGe base as shown in Fig. 1. After the KOH process, Ti/Au was deposited for base and collector metallization simultaneously, resulting in a fully self-aligned double-mesa structure. A 1 μm-thick PECVD SiO₂ deposition was employed for device passivation, followed by via hole formation using RIE. Then a deposition of 1.5 μm-thick interconnection (Ti/Al/Ti/Au) completed the device fabrication.

This unique process technology provides several advantages: First of all, self-aligned base and collector metal are available, resulting in a reduction in both base and collector access resistance. Secondly, the laterally etched undercut created underneath the SiGe base layer reduces the area accountable for extrinsic base-collector capacitance $C_{BC}$. As a result, the $f_{max}$ of the device can be improved significantly. In addition, the KOH process, which has been performed after the device isolation, also removed the Si layers underneath the emitter metal outside the intrinsic region. As a result, isolated pads for emitter contact are available for this technology, resulting in smaller parasitic capacitance between base and emitter. Figure 2 shows the photomicrograph of the fabricated SiGe HBT with 10 emitter fingers.

III. DEVICE CHARACTERISTICS

The DC characteristics of the devices have been measured with HP4155 semiconductor parameter analyzer. With a collector thickness of 5000Å and a doping concentration of $1 \times 10^{16} \text{cm}^{-3}$, the open-base breakdown voltage $B_{VBO}$ and the open-emitter breakdown voltage $B_{VCEO}$ are 25 V and 10 V, respectively. The I-V characteristics of a 2-finger device is shown in Fig. 3, and it exhibit a maximum DC current gain $\beta$ of 26 and a maximum differential current gain $\Delta\beta$ of 33.

For small-signal RF characteristics, on-wafer probing S-parameter measurement has been performed using HP8510C network analyzer from 2 to 40 GHz. Figure 4 shows the current
gain $|h_{21}|$ and the unilateral power gain $U$ of the two-finger device at a DC bias of $I_c=28$ mA and $V_{CE}=6$ V. The values of $f_T$ and $f_{max}$, extrapolated with the assumption of $-20$ dB/decade roll-off, are 37 and 78 GHz, respectively. In order to investigate the improvement on device parasitics by employing the process technology, parameters of the small-signal equivalent circuit have been extracted the measured S-parameters. The small-signal equivalent circuit and the extracted parameters are shown in Fig. 5. Compared with the standard double-mesa technology, a significant reduction of $C_{BC}$, up to 40%, has been observed.

![Fig. 3 The I-V characteristics of the 2-finger common-emitter device.](image)

![Fig. 4 Measured small-signal frequency response of the 2-finger device. ($I_c=28$ mA, $V_{CE}=6$ V)](image)

In addition to the small-signal operation, load-pull power measurement and Gummel-Poon model have been used to characterize the large-signal operation of the multifinger HBTs. Both standard and fully self-aligned technologies have been employed to fabricate HBT devices on a CVD grown structure. Table 2 shows the results of the power measurement performed on the fabricated devices to compare the performance of different process technologies. As shown in Table 2, enhanced small-signal and power performance can be achieved by applying the fully self-aligned technology.

![Fig. 5 Small-signal equivalent circuit and the extracted parameters of a 2-finger device. ($I_c=28$ mA, $V_{CE}=6$ V)](image)

Large-signal Gummel-Poon models of multifinger HBTs on CVD and MBE grown wafers were extracted from multi-bias S-parameters and DC measurement. In the case of CVD grown devices, the large-signal models showed very good agreement with load-pull power measurement. In the case of MBE grown devices, the large-signal model was used to predict the power performance of the 10-finger HBT. (also shown in Table 2)

Since the MBE grown devices with fully self-aligned structure have much higher $f_{max}$ than CVD grown devices, it is expected that their power performance be better than CVD grown devices. This is also observed from the large-signal modeling of these devices as shown in Fig. 6. A common-emitter 10-finger device in class-A at 8 GHz exhibits a maximum PAE of 30.33%
and output power of 25.6 dBm at an input power of 15 dBm.

Table 2. The load-pull power measurement of CVD grown devices at 8 GHz. (* simulated power performance of MBE grown devices)

<table>
<thead>
<tr>
<th>Technology</th>
<th>Finger n</th>
<th>f&lt;sub&gt;max&lt;/sub&gt; (GHz)</th>
<th>Pin (dBm)</th>
<th>Pout (dBm)</th>
<th>PAE (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard double-mesa (CVD)</td>
<td>8</td>
<td>33</td>
<td>17.1</td>
<td>19.9</td>
<td>22.8</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Fully self-aligned (CVD)</td>
<td>10</td>
<td>32</td>
<td>19.8</td>
<td>23.1</td>
<td>29.9</td>
</tr>
<tr>
<td>Fully self-aligned (MBE)</td>
<td>10</td>
<td>43</td>
<td>15</td>
<td>25.6</td>
<td>30.3</td>
</tr>
</tbody>
</table>

Fig. 6 The simulated power performance of 10-finger device at 8 GHz for optimized class-A PAE.

**IV. CONCLUSION**

Using KOH process to expose the p<sup>-</sup> base and n<sup>-</sup> subcollector layers after double-mesa formation, a SiGe HBT with self-aligned base and collector contacts has been demonstrated. By adopting this technology, the lateral undercut in the collector layer underneath the base contact also reduces the base-collector capacitance, C<sub>Bc</sub>, resulting in a significant improvement on f<sub>max</sub>. In addition, DC, small-signal and large-signal characterization have been performed on the multifinger devices for circuit applications. Load-pull measurement of the MBE grown power devices will be presented and discussed.

**ACKNOWLEDGEMENT**

This work is being supported by NASA-JPL under contract 961358.

**REFERENCES**


