Yearlong 500 °C Operational Demonstration of Up-scaled 4H-SiC JFET Integrated Circuits

Philip G. Neudeck\textsuperscript{1}, David J. Spry\textsuperscript{1}, Michael J. Krasowski\textsuperscript{1}, Norman F. Prokop\textsuperscript{1}, Glenn M. Beheim\textsuperscript{1}, Liang-Yu Chen\textsuperscript{2}, and Carl W. Chang\textsuperscript{3}

\textsuperscript{1}NASA Glenn Research Center
\textsuperscript{2}Ohio Aerospace Institute
\textsuperscript{3}Vantage Partners LLC
Cleveland, Ohio, USA

2018 IMAPs International Conference on High Temperature Electronics (HiTEC 2018)
9 May 2018
Albuquerque, New Mexico USA
Acknowledgements

This work was conducted by The NASA John H. Glenn Research Center in Cleveland, OH USA under joint funding from NASA Science Mission Directorate (High Operating Temperature Technology, Planetary Instrument Concepts for the Advancement of Solar System Observations, and Long-Lived In-Situ Solar System Explorer projects) and NASA Aeronautics Directorate (Transformative Tools and Technologies project).

HX5 Sierra (NASA Glenn)
Kelley Moses
Jose Gonzalez
Michelle Mrdenovich
Arianna Miller

Vantage Partners, LLC (NASA Glenn)
Dorothy Lukco
Carl Chang

NASA Glenn Research Center
Gary Hunter
Robert Buttler
George Ponchak
Max Scardelletti
Robert Okojie
Lawrence Greer
Félix Miranda
Lawrence Matus
SiC Electronics Benefits to NASA Missions

Intelligent Propulsion Systems

Hybrid Electric & Turbo Electric Aircraft

NASA GRC’s internal research effort has been focused on durable/stable integrated circuit operation at 500 °C for > 1000 hrs.


Venus Exploration

LLISSE = Long-Life In-Situ Solar System Explorer

9.4 Mpa = 92.7X Earth pressure + 460 °C + chemical composition found at the surface of Venus (CO2, N2, SO2, H2O, CO, OCS, HCl, HF, and H2S)
N-channel JFET design\textsuperscript{1,2} “Version 10.1”

- Normally-on 4H-SiC JFET (fabricated at NASA Glenn)
- Resistors made with same epi as channel → matched T dependence
- Negative threshold voltage $V_T$ → negative signal voltages (0 to -10V)
- 0 V = Binary 1 (high)  -10 V = Binary 0 (low)

\textsuperscript{1}M. J. Krasowski, US Patent 7,688,117 (2010).
SiC JFET IC Results from HiTEC 2016

(“IC Wafer-Version 9.2”)

Primary design goal is extreme environment circuit durability.
Recent Advances (Since HiTEC 2016)


NASA SiC JFET IC operation at $T > 900 \, ^\circ C$

NASA SiC JFET IC operated immersed in Venus surface conditions (460 °C, 9.4 MPa) for 3 weeks, did not fail.
High-T packaging$^{1,2}$ (32 pins, HiTEC 2016)

- Package durability and leakage characterized.

**JFET IC Wafer 10.1 vs past work¹-²**

- **Aluminum** Field Stop Implant to impede parasitic field MOSFETs.
- Heavily-implanted SiC contact regions were formed using **phosphorus** implant profile with slightly lower energy & dose.
- Contact was made using 50 nm sputtered **titanium** layer.

---

**Primary design goal is extreme environment durability.**

Wafer 10.1 IC Functional Yield at 25 °C¹

Table I. 25 °C Probe Test Yield for 100+ JFET SiC ICs

<table>
<thead>
<tr>
<th>Demonstration IC</th>
<th>IC JFET Count</th>
<th># Good/# Tested</th>
<th>% Yield</th>
</tr>
</thead>
<tbody>
<tr>
<td>16-bit RAM</td>
<td>195</td>
<td>19/27</td>
<td>70%</td>
</tr>
<tr>
<td>÷ 2/÷4 Clock</td>
<td>175</td>
<td>19/26</td>
<td>73%</td>
</tr>
</tbody>
</table>

- JFET threshold voltage $V_T$ on depends on distance from the center of the wafer $r$, due to as-purchased wafer epilayer variation (see Ref. 2).
- Table I is for $r < 25$ mm (on 38 mm radius wafer), the wafer region where $V_T$ falls within circuit design specifications of $|V_T| < 10$ V.

Despite > 7-fold increase in IC complexity from previous run (Wafer 9.2), functional probe yields in excess of 70% were obtained for Wafer 10.1.


4X4 Random Access Memory (RAM) Demonstration Chip¹

• 3mm x 3mm 4H-SiC JFET chip shown prior to packaging.
• 195 JFETs.
• 6-Transistor static RAM cell approach.
• Includes address decoders, read/write bitline drive with sense amplifiers, output buffers.

¹D. Spry et al., ICSCRM 2017
6-JFET cell mimics traditional “Static” RAM approach.
- Cross-coupled NOT gate latch connected to bit line pair by access FETs.

To enable “normally on” access JFETs function in “normally off” manner, latch is accessed at inverting amplifier stage and bit lines are internally driven/sensed using positive voltages.
SiC JFET RAM Chip Circuit Design
RAM Array Support Circuitry

Bit line (Column) Driver Schematic

Internal chip word line (rows) and bit line (column) signals* at 500 °C

- Waveforms measured via diagnostic bond pads and oven wiring to 10 MΩ oscilloscope probes.

- Address decoder and word lines function at negative voltages of logic family.
- Bit lines and sense amplifiers function at positive voltages (per preceding slide).
- Design is “proof of feasibility” for 500 °C operation, not considered “optimized”.
**RAM #2**

**RAM #2 Chip**  
*T = 500 °C, t = 421 days*

<table>
<thead>
<tr>
<th>Write</th>
<th>Read</th>
<th>Write</th>
<th>Read</th>
<th>Write</th>
<th>Read</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0000</td>
<td>1111</td>
<td>1111</td>
<td>1100</td>
<td>1100</td>
</tr>
<tr>
<td>0000</td>
<td>0000</td>
<td>1111</td>
<td>1111</td>
<td>0010</td>
<td>0010</td>
</tr>
<tr>
<td>0000</td>
<td>0000</td>
<td>1111</td>
<td>1111</td>
<td>1001</td>
<td>1001</td>
</tr>
<tr>
<td>0000</td>
<td>0000</td>
<td>1111</td>
<td>1111</td>
<td>0010</td>
<td>0100</td>
</tr>
</tbody>
</table>

**Reverse Address Order**

<table>
<thead>
<tr>
<th>Bitline</th>
<th>Column</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data 0</td>
<td>0011</td>
</tr>
<tr>
<td>Data 1</td>
<td>0010</td>
</tr>
<tr>
<td>Data 2</td>
<td>0010</td>
</tr>
<tr>
<td>Data 3</td>
<td>0100</td>
</tr>
</tbody>
</table>

**Measured 16-bit RAM waveforms showing read and write functionality of all bits at 421 days (10,100 hours) of a 500 °C oven test.**

\[ V_{DD} = +25 \text{ V} \]
\[ V_{SS} = -25 \text{ V} \]
\[ V_{IL} = -9 \text{ V} \]
\[ V_{IH} = -1 \text{ V} \]
Following modest changes during early burn-in period, output high ($V_{OH}$) and output low ($V_{OL}$) voltage levels exhibit negligible change.
$\div 2/\div 4$ Clock Demonstration Chip

- 3mm x 3mm 4H-SiC JFET chip prior to packaging.
- 175 JFETs
- 21-Stage ring oscillator provides base frequency clock signal
- SELECT data line:
  - High (0 V) $\rightarrow$ $\div 4$ output
  - Low (-10 V) $\rightarrow$ $\div 2$ output
- Includes two D-type flip flops governed by select logic
  - 3rd flip flop is inactive due to layout error.
- Optional modulation of high-f ring oscillator signal

1D. Spry et al., ICSCRM 2017
SiC JFET Flip Flop Circuit Design

Combination Logic Gate

D-Type Flip Flop

- Ring oscillator base clock is frequency divided using D-type flip-flops.
- Additional logic gates control signal propagation to realize \( \div 2 \) vs \( \div 4 \) base clock frequency based on SELECT input.
Measured waveforms showing operation of $\div 2/\div 4$ clock IC at 437.5 days (10,500 hours) of 500 °C oven testing.
\[ \div2/\div4 \text{ Clock Signals vs Time at 500 } ^\circ C \]

- Time evolution of \( \div2/\div4 \) clock IC output voltages and frequency for all 5 packaged chips subjected to prolonged 500 °C testing.
- After initial burn-in, output characteristics change < 10%.
- 3 of 5 chips remain functioning under 500 °C test today.

\[ V_{DD} = +25 \text{ V} \]
\[ V_{SS} = -25 \text{ V} \]
\[ V_{IL} = -10 \text{ V} \]
\[ V_{IH} = -0 \text{ V} \]
Wafer 10.1 500 °C Durability Results

Table I. 500 °C JFET IC Test Summary

<table>
<thead>
<tr>
<th>Packaged IC Sample</th>
<th>( r ) (mm)</th>
<th>500 °C Time</th>
<th>Test Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAM #1</td>
<td>13.4</td>
<td>1525 h</td>
<td>Suspended</td>
</tr>
<tr>
<td>RAM #2</td>
<td>6.7</td>
<td>10100 h</td>
<td>Running</td>
</tr>
<tr>
<td>Clock #1</td>
<td>24.2</td>
<td>470 h</td>
<td>Failed</td>
</tr>
<tr>
<td>Clock #2</td>
<td>15.3</td>
<td>10500 h</td>
<td>Running</td>
</tr>
<tr>
<td>Clock #3A</td>
<td>12.4</td>
<td>9677 h</td>
<td>Running</td>
</tr>
<tr>
<td>Clock #3B</td>
<td>12.4</td>
<td>9677 h</td>
<td>Running</td>
</tr>
<tr>
<td>Clock #3C</td>
<td>13.4</td>
<td>2090 h</td>
<td>Failed</td>
</tr>
</tbody>
</table>

First reported demonstrations of 1+ year (8766+ hours) 500 °C integrated circuit operation (in any semiconductor).
Clock #1 IC Failure Analysis

Electrical failure mode (at 470 hours): 21-stage ring oscillator ceased functioning.

White arrows denote examples of dielectric cracks and metal trace discoloration observed in the ring oscillator sub-circuit, symptoms of the primary 500 °C IC failure mechanism described previously¹.

Future Work

Continue development and demonstrations of increasingly capable 4H-SiC SiC JFET integrated circuits.

- Improve IC durability by reducing or eliminating dielectric crack formation.
- Improve IC capability by upscaling to higher chip complexity.
- Improve IC validation with larger statistical data sets, full flight environment electrical testing.
- Mature technology towards NASA mission insertion and commercialization.
Summary

First demonstration of 1+ year of 500 °C ambient temperature integrated circuit operation.
- 4H-SiC JFET ICs up to 195 transistors/circuit.
- First 500 °C durable random access memory (RAM).

NASA Technology Access

Prototype IC designs meeting 4H-SiC JFET IC guidelines could potentially be fabricated by NASA Glenn, under negotiated collaborative Space Act Agreement:
- Contact: https://technology.grc.nasa.gov, Priscilla.S.Diem@nasa.gov.