Modification to improve self-isolating transistor arrays

Fabrication process improves the size ratio and shape factor of the base region of self-isolating transistor arrays. Basic processing steps in the modified method include, sub-diffusion, epitaxial layer growth, isolation-diffusions, enhancement diffusions, aluminum interconnect deposition, and testing and packaging.