NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Electrically reconfigurable logic arrayTo compose the complicated systems using algorithmically specialized logic circuits or processors, one solution is to perform relational computations such as union, division and intersection directly on hardware. These relations can be pipelined efficiently on a network of processors having an array configuration. These processors can be designed and implemented with a few simple cells. In order to determine the state-of-the-art in Electrically Reconfigurable Logic Array (ERLA), a survey of the available programmable logic array (PLA) and the logic circuit elements used in such arrays was conducted. Based on this survey some recommendations are made for ERLA devices.
Document ID
19830009089
Acquisition Source
Legacy CDMS
Document Type
Conference Paper
Authors
Agarwal, R. K.
(Alabama A & M Univ. Huntsville, AL, United States)
Date Acquired
August 11, 2013
Publication Date
August 1, 1982
Publication Information
Publication: NASA. Marshall Space Flight Center The 1982 NASA(ASEE Summer Fac. Fellowship Program
Subject Category
Computer Operations And Hardware
Accession Number
83N17360
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.
No Preview Available