NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Collections About News Help Login

Due to the lapse in federal government funding, NASA is not updating this website. We sincerely regret this inconvenience.

Back to Results
Technical Primer on Design and SPICE Modeling of Circuits for NASA Glenn SiC JFET IC Generation 13 Prototype Wafer Run - Part 1: SiC JFET Behavior and SPICE ModelingGoal: Enable anyone to SPICE-model and design 500 °C durable integrated circuits for their intended application.
Document ID
20230015037
Acquisition Source
Glenn Research Center
Document Type
Other - Technical primer for posting on NASA public-facing website
Authors
Philip G Neudeck (Glenn Research Center Cleveland, Ohio, United States)
Date Acquired
October 18, 2023
Publication Date
October 31, 2023
Publication Information
Publication: Public Website
Publisher: Glenn Research Center
URL: https://go.nasa.gov/jfetic
Subject Category
Electronics And Electrical Engineering
Funding Number(s)
WBS: 427922.04.10.01.03
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.
Technical Review
NASA Technical Management
Keywords
silicon carbide
JFET
integrated circuit
circuit design
circuit modeling

Related Records

There are no records associated with this record.
No Preview Available